

# InGaAs MOSFET Electronics

J. A. del Alamo

Microsystems Technology Laboratories, MIT

**The 17<sup>th</sup> International Symposium  
Physics of Semiconductors and Applications**



Jeju, Korea, December 7-11, 2014

Acknowledgements:

- D. Antoniadis, A. Guo, L. Guo, D.-H. Kim, T.-W. Kim, D. Jin, J. Lin, W. Lu, A. Vardi, N. Waldron, L. Xia
- Sponsors: Intel, FCRP-MSD, ARL, SRC, NSF, Sematech, Samsung
- Labs at MIT: MTL, NSL, SEBL




# InGaAs electronics in your pocket!




# A bit of perspective...


- Invention of **AlGaAs/GaAs HEMT**: Fujitsu Labs. 1980
- First **InAlAs/InGaAs HEMT** on InP: Bell Labs. 1982
- First **AlGaAs/InGaAs Pseudomorphic HEMT**: U. Illinois 1985
- Main attraction of InGaAs: RT  $\mu_e = 6,000 \sim 30,000 \text{ cm}^2/\text{V}\cdot\text{s}$



Mimura, JJAPL 1980





Chen, EDL 1982



Ketterson, EDL 1985


# InGaAs High Electron Mobility Transistor (HEMT)



Modulation doping:

→ 2-Dimensional Electron Gas in narrow-bandgap channel


# InGaAs HEMT: high-frequency record vs. time



Highest  $f_T$  of any FET on any material system


# InGaAs HEMTs: circuit demonstrations

9-stage 850 GHz LNA




Deal, MTT-S 2014

80 Gb/s multiplexer IC




Wurfl, GAAS 2004



Sarkozy, IPRM 2013



25 Gb/s wireless data at 113 GHz



Thome, MTT-S 2014

# InGaAs HEMTs map infant universe


WMAP= *Wilkinson Microwave Anisotropy Probe*  
Launched 2001




Full-sky map of Cosmic Microwave Background radiation (oldest light in Universe)  
→ age of Universe: 13.73B years ( $\pm 1\%$ )

<http://map.gsfc.nasa.gov/>

0.1  $\mu\text{m}$  InGaAs HEMT LNA  
Pospieszalski, MTT-S 2000





# Record $f_T$ InGaAs HEMTs: megatrends



- Classic scaling trajectory:  $L_g \downarrow$ ,  $t_{ins} \downarrow$
- Recently:  $L_g$ ,  $t_{ins}$  saturated  $\rightarrow$  no more progress possible?





# Limit to HEMT barrier scaling: gate leakage current



Kim, EDL 2013

At  $L_g = 30-40$  nm, modern HEMTs are at the limit of scaling!


# Solution: introduce gate oxide!



Kim, EDL 2013

Need high-K gate dielectric: **HEMT → MOSFET!**



# InGaAs MOSFET with $f_T = 370$ GHz



- Channel: 10 nm In<sub>0.7</sub>Ga<sub>0.3</sub>As
- Barrier: 1 nm InP + 2 nm Al<sub>2</sub>O<sub>3</sub>

- $L_g = 60$  nm
- $f_T = 370$  GHz
- $g_m = 2$  mS/ $\mu$ m


# InGaAs HEMT vs. MOSFET



*Since when can we make III-V MOSFETs?*

# Historical evolution: InGaAs MOSFETs vs. HEMTs

Transconductance ( $g_m$ ):




Recent progress due to improvement of oxide/III-V interface

# What made the difference? Atomic Layer Deposition (ALD) of oxide

ALD eliminates native oxides that pin Fermi level

→ “Self cleaning”




Huang, APL 2005


← Clean, smooth  
interface without  
native oxides

- First observed with  $\text{Al}_2\text{O}_3$ , then with other high-K dielectrics
- First seen in GaAs, then in other III-Vs

# Interface quality: Al<sub>2</sub>O<sub>3</sub>/InGaAs vs. Al<sub>2</sub>O<sub>3</sub>/Si



Brammertz, APL 2009




Werner, JAP 2011

Close to  $E_c$ , Al<sub>2</sub>O<sub>3</sub>/InGaAs comparable  $D_{it}$  to Al<sub>2</sub>O<sub>3</sub>/Si interface

# Electron velocity: InGaAs vs. Si

Measurements of electron injection velocity in HEMTs:




del Alamo, Nature 2011

- $v_{inj}$ (InGaAs) increases with InAs fraction in channel
- $v_{inj}$ (InGaAs) >  $2v_{inj}$ (Si) at less than half  $V_{DD}$
- ~100% ballistic transport at  $L_g \sim 30$  nm





# Logic InGaAs MOSFET: possible designs



Enhanced gate control → enhanced scalability

# Self-aligned Planar InGaAs MOSFETs




Lin, IEDM 2012, 2013, 2014

Recess-gate process:


- CMOS-compatible
- Refractory ohmic contacts (W/Mo)
- Extensive use of RIE

# Fabrication process


Mo/W ohmic contact  
+ SiO<sub>2</sub> hardmask



SF<sub>6</sub>, CF<sub>4</sub> anisotropic RIE




CF<sub>4</sub>:O<sub>2</sub> isotropic RIE



Waldron, IEDM 2007


Cl<sub>2</sub>:N<sub>2</sub> anisotropic RIE



Digital etch


O<sub>2</sub> plasma

diluted H<sub>2</sub>SO<sub>4</sub>





Lin, EDL 2014

Gate stack and pads



- Ohmic contact first, gate last
- Precise control of vertical (~1 nm), lateral (~5 nm) dimensions
- MOS interface exposed late in process

# $L_g = 20$ nm InGaAs MOSFET





$L_g = 20$  nm,  $L_{\text{access}} = 15$  nm MOSFET

→ tightest III-V MOSFET ever made?

# Highest performance InGaAs MOSFET


$L_g = 80$  nm,  $EOT = 0.5$  nm (2.5 nm  $HfO_2$ ),  $t_c = 9$  nm,  $L_{access} = 15$  nm



- Record  $g_{m,max} = 3.1$  mS/ $\mu$ m at  $V_{ds} = 0.5$  V
- $R_{on} = 190 \Omega \cdot \mu$ m

# Subthreshold characteristics

$L_g = 80$  nm,  $EOT = 0.5$  nm (2.5 nm  $HfO_2$ ),  $t_c = 9$  nm,  $L_{access} = 15$  nm





Lin, IEDM 2014

- Modest subthreshold swing, DIBL  $\rightarrow$  explore channel thickness scaling
- Excess OFF current at  $V_{ds} = 0.5$  V  $\rightarrow$  Band-to-Band Tunneling (BTBT)

# Impact of channel thickness scaling



Lin, IEDM 2014



- $t_c \downarrow \rightarrow S \downarrow$  but also  $g_{m,\max} \downarrow$
- Even at  $t_c = 3 \text{ nm}$ ,  $L_{g,\min} \sim 40 \text{ nm}$   
 $\rightarrow$  planar MOSFET at limit of scaling

# Excess OFF-state current

Transistor fails to turn off:








OFF-state current enhanced with  $V_{ds}$

→ *Band-to-Band Tunneling (BTBT) or Gate-Induced Drain Leakage (GIDL)*




# Excess OFF-state current



Lin, EDL 2014

$L_g\downarrow \rightarrow \text{OFF-state current}\uparrow$   
 $\rightarrow$  additional *bipolar gain effect due to floating body*


# Planar Regrown-contact InGaAs MOSFET




Lee, EDL 2014

Regrown contact MOSFET:



- Avoids RIE in intrinsic region
- Contacts self-aligned to dummy gate




# InGaAs Trigate MOSFET







Kim, IEDM 2013



$g_m = 1.5 \text{ mS}/\mu\text{m}$ ,  $S = 77 \text{ mV}/\text{dec}$ ,  $\text{DIBL} = 10 \text{ mV}/\text{V}$



# InGaAs double-gate MOSFET





Key enabling technologies:

- BCl<sub>3</sub>/SiCl<sub>4</sub>/Ar RIE
- digital etch


# InGaAs double-gate MOSFET

Long-channel MOSFET characteristics ( $W_f=12\sim 37$  nm):




At sidewall:  $D_{it,\min} \sim 3 \times 10^{12} \text{ eV}^{-1} \cdot \text{cm}^{-2}$

# Vertical nanowire InGaAs MOSFET




Zhao, IEDM 2013




Zhao, EDL 2014

30 nm diameter  
InGaAs NW-MOSFET




- Nanowire MOSFET: ultimate scalable transistor
- Vertical NW: uncouples footprint scaling from  $L_g$  scaling
- Top-down approach based on RIE + digital etch

# Process flow




# Trade-off between transport and short-channel effects




Persson, EDL 2012



Tomioka, Nature 2012



Persson, DRC 2012





Tanaka, APEX 2010


$D \downarrow \rightarrow S \downarrow$  but also  $g_m \downarrow$






# Si integration: SOI-like InGaAs planar MOSFETs



III-V bonded SOI process:  
Czornomaz, IEDM 2012




# Si integration: SOI-like InGaAs planar MOSFETs






Czornomaz,  
IEDM 2013


CMOS inverter  
transfer characteristics




# Si integration: InGaAs Trigate MOSFETs by Aspect Ratio Trapping




- Fin growth in narrow trench
- Mg-doped InP buffer



# Si integration: InGaAs Vertical Nanowire MOSFETs by direct growth




Vapor-Solid-Liquid (VLS) Technique




Selective-Area Epitaxy

Riel, MRS Bull 2014



InAs NWs on Si by SAE



Björk, JCG 2012

# Conclusion: exciting future for InGaAs electronics

